

INFORMATION PROCESSING APPARATUS WITH CENTRAL
PROCESSING UNIT AND MAIN MEMORY HAVING POWER SAVING
MODE, AND POWER SAVING CONTROLLING METHOD

5 BACKGROUND OF THE INVENTION

Field of the Invention

09531637-032001
The present invention relates to an information
processing apparatus, a power saving controlling method
and a storage medium, and more particularly to an
10 information processing apparatus with a central
processing unit and a main memory having a power saving
mode, a power saving controlling method and a storage
medium.

Description of the Related Art

15 Power saving type CPU's have been widely used
in information processing apparatus having a power
saving mode and a normal operation mode wherein the
power saving mode is activated when a power saving mode
transfer command (WAITI command) is executed and the
20 operation mode is returned to the normal operation mode
when a hardware interruption is input. In order to
reduce a power consumption of the whole apparatus, a
power saving mode is used for each of the constituent
element of the system, and the power saving mode is
25 activated for each constituent element not used during
the operation of the apparatus.

A main memory for storing programs and data to be

used by a CPU is a constituent element which consumes a large power. Various power saving modes for the main memory have been proposed. For example, the operation mode of a main memory using a synchronous DRAM (SDRAM) can be switched to a power saving mode by issuing a self refresh entry command (SELF command) to SDRAM.

Switching to such power saving mode is generally performed by the settings of CPU. In order to make the whole apparatus transfers to the power saving mode, first the main memory is required to transfer to the power saving mode by setting with CPU and then CPU itself is required to transfer to the power saving mode. However, in order for CPU itself to transfer to the power saving mode, it is necessary to execute a WAITI command. This WAITI command is generally stored in the main memory so that the main memory is required to be in the normal operation mode when the WAITI command is fetched.

When the operation mode is to be returned to the normal operation mode from the power saving mode by a hardware interruption, it is necessary for CPU first to make settings so that the main memory can recover the normal operation mode. However, immediately after CPU returns to the normal operation mode, CPU fetches a command for an interruption handler from the main memory. It is necessary that the main memory is in the normal operation mode at this time.

10

15

20

25

The above-conventional arts are, however,

associated with the following problems. An inexpensive ROM has a longer access time than a RAM. Therefore, a command sequence in ROM is processed slower than a command sequence in RAM. If the interruption handler is fixedly written in ROM, not only a process regarding the transfer from the power saving mode but also a process regarding a usual interruption process becomes slow. This problem is critical for information processing apparatus, particularly those performing a real time process.

An approach to providing a dedicated SRAM results in a rise of the apparatus cost because of expensive SRAM.

An approach to utilizing a command cache results in a large process overhead and a low process speed, because each time the operation mode transfers to the power saving mode, a necessary routine or handler is locked down in the cache by using a specific cache operation command. Further, software for handling the cache is likely to become complicated and debugging is difficult. Locking down in the cache means a substantial reduction of the field for storing other commands, which results in a lower hit rate of the cache and a lower performance.

SUMMARY OF THE INVENTION

The present invention has been made in

consideration of the above-described problems. It is an object of the present invention to provide a power saving type information processing apparatus which is not expensive and can provide a high interruption performance without using an expensive and dedicated memory and a complicated software process, a power saving controlling method and a storage medium storing a program for realizing such method.

In order to achieve the above object, the invention provides an information processing apparatus comprising: central processing means capable of transferring from a normal operation mode to a power saving mode and returning to the power saving mode to the normal operation mode; main memory means capable of transferring from the normal operation mode to the power saving mode and returning to the power saving mode to the normal operation mode; and setting means for setting transfer information of the main memory means from the normal operation mode to the power saving mode, wherein after the transfer information is set by the setting means, the central processing means executes a power saving mode transfer command.

The invention also provides an information processing apparatus comprising: central processing means having a normal operation mode and a power saving mode; main memory means having the normal operation mode and the power saving mode; storage means for

09931887-082001
T00280-487E60

storing transfer information of the main memory means
from the normal operation mode to the power saving
mode; detecting means for detecting a power saving mode
transfer command sent to the central processing means;
5 and transfer control means for making the main memory
means transfer to the power saving mode from the normal
operation mode in accordance with the transfer
information stored in the storage means and a detection
by the detecting means.

10 The invention also provides a power saving
controlling method for an information processing
apparatus having a central processing unit capable of
transferring from a normal operation mode to a power
saving mode and returning to the power saving mode to
15 the normal operation mode and a main memory capable of
transferring from the normal operation mode to the
power saving mode and returning to the power saving
mode to the normal operation mode, the method
comprising: a setting step of setting transfer
20 information of the main memory from the normal
operation mode to the power saving mode; and an
executing step of the central processing unit executing
a power saving mode transfer command after the transfer
information is set by the setting step.

25 The invention also provides a power saving
controlling method for an information processing
apparatus having a central processing unit having a

09934887 "092001

normal operation mode and a power saving mode and a
main memory having the normal operation mode and the
power saving mode, the method comprising: a storing
step of storing transfer information of the main memory
5 from the normal operation mode to the power saving
mode; a detecting step of detecting a power saving mode
transfer command sent to the central processing unit;
and a transfer control step of making the main memory
transfer to the power saving mode from the normal
10 operation mode in accordance with the transfer
information stored by the storing step and a detection
by the detecting step.

BRIEF DESCRIPTION OF THE DRAWINGS

15 Fig. 1 is a block diagram showing the electronic
structure of an information processing apparatus
according to a first embodiment of the invention.

Fig. 2 is a block diagram showing the internal
structure of an SDRAM controller of the information
20 processing apparatus of the first embodiment.

Fig. 3 is a block diagram showing the electronic
structure of an information processing apparatus
according to a second embodiment of the invention.

Fig. 4 is a block diagram showing the internal
25 structure of an SDRAM controller of the information
processing apparatus of the second embodiment.

Fig. 5 is a block diagram showing the electronic

09931887 082001
T00880 4887E660

structure of an information processing apparatus according to a third embodiment of the invention.

Fig. 6 is a block diagram showing the internal structure of an SDRAM controller of the information processing apparatus of the third embodiment.

Fig. 7 is a diagram showing an example of the contents of a storage medium storing a program and related data for executing a power saving mode transfer control method according to the invention.

Fig. 8 is a diagram conceptually illustrating how a storage medium supplies an apparatus with a program and related data for executing a power saving mode transfer control method according to the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Embodiments of the invention will be described in detail with reference to the accompanying drawings.

First Embodiment

Fig. 1 is a block diagram showing the electronic structure of an information processing apparatus according to the first embodiment of the invention. The information processing apparatus according to the first embodiment of the invention has a Central Processing Unit (CPU) 1, a ROM 2, an SDRAM (main memory) 3, a ROM controller 4, an SDRAM controller 5, an interruption controller 6, a WAITI command fetch detecting circuit 7, and a system bus 8.

05931887-082001

This structure will be detailed. CPU 1 is a power saving type central processing unit which executes a power saving mode transfer command (WAITI command) to transfer to the power saving mode and returns to the normal operation mode upon reception of a hardware interruption. Commands to be executed by CPU 1 are stored in ROM 2 and SDRAM 3. SDRAM 3 also stores data necessary for the command execution by CPU 1. A command fetch/transfer of CPU 1 is generated as a transaction on the system bus 8. Upon detection of this transaction, the ROM controller 4 or SDRAM controller 5 converts it into a memory access/transfer and an accessed command in ROM 2 or SDRAM 3 is sent to the system bus 8. Similarly, data transfer by CPU 1 is also performed by the SDRAM controller 5 via the system bus 8.

Upon reception of an external trigger such as a switch depression of the information processing apparatus, the interruption controller 6 asserts a hardware interruption signal relative to CPU 1 and WAITI command fetch detecting circuit 7. The WAITI command fetch detecting circuit 7 monitors a command fetch/transfer on the system bus 8. When the WAITI command fetch detecting circuit 7 detects that the transfer on the system bus is the command fetch transfer and data is the WAITI command, the circuit 7 asserts a WAITI command detecting signal relative to

the SDRAM controller 5. When a hardware interruption signal is asserted, the WAITI command detecting signal is negated.

Fig. 2 is a block diagram illustrating settings of the power saving mode by the SDRAM controller 5 of the information processing apparatus of the first embodiment shown in Fig. 1. The SDRAM controller 5 of the information processing apparatus of the first embodiment has an SDRAM setting register (setting means) 51, an AND gate 52 and an SDRAM control sequencer 53.

The structure of the SDRAM controller 5 will be detailed. The SDRAM setting register 51 is, for example, a 16-bit register connected to 16-bit data lines of the system bus 8. This SDRAM setting register 51 is memory-mapped as viewed from CPU 1, and for example, assigned with an address of 0xFF100000. A decode circuit (not shown) of the SDRAM controller 5 decodes the address lines of the system bus 8, and if the address of the transaction output from CPU 1 is the address 0xFF100000 and the transaction is a write transaction, data on the data lines of the system bus 8 is latched to the SDRAM setting register 51.

The lowest bit (Bit 0) of the SDRAM setting register 51 is output as a SELF allowance signal to one input terminal of the two-input AND gate 52. To the other input terminal of the AND gate 52, a WAITI

command detecting signal is input which indicates that CPU 1 fetched the WAITI command. An output of the AND gate 52 is supplied as an SELF requirement signal to the SDRAM control sequencer 53.

5 When the SELF requirement signal is asserted as "1", the SDRAM control sequencer 53 issues a SELF command to SDRAM 3 immediately after the presently executing memory transfer is completed. This is realized by driving a CS signal, a RAS signal, a CAS
10 signal and a CKE signal all to "0" and a WE signal to "1". Upon reception of the SELF command, SDRAM 3 transfers to the power saving mode.

Next, the operation of the information processing apparatus of the first embodiment constructed as above
15 will be described in detail with reference to Figs. 1 and 2. The control operation to be described in the following is executed by CPU 1 in accordance with the program stored in ROM 2 of the information processing apparatus.

20 First, a procedure of transferring both CPU 1 and SDRAM 3 to the power saving mode to be executed by CPU 1 will be described. CPU 1 issues a write and transfer to the SDRAM setting register 51 of the SDRAM controller 5 and drives the data line Bit 0 of the
25 system bus 8 to "1" so that the SELF allowance signal is set to "1". At this time, the SDRAM controller 5 does not issue the SELF command immediately. It is

05931887-082004
T00000-082004

therefore possible for CPU 1 to fetch the WAITI command from SDRAM 3, the WAITI command being a command to be executed last in the normal operation mode.

When CPU 1 issues a command fetch transfer for
5 fetching the WAITI command to the system bus 8, the WAITI command fetch detecting circuit 7 asserts the WAITI command detecting signal as "1". As a result, the SELF requirement signal becomes "1" so that the SDRAM control sequencer 53 of the SDRAM controller 5
10 issues the SELF command to SDRAM 3 and SDRAM 3 enters the power saving mode.

Next, a procedure of returning to the normal operation mode from the power saving mode will be described. When an external trigger is input in
15 response to the depression of a switch or the like of the information processing apparatus, the interruption controller 6 asserts a hardware interruption relative to CPU 1 and the WAITI command fetch detecting circuit 7. Upon reception of the interruption, CPU 1 returns
20 to the normal operation mode and the WAITI command fetch detecting circuit 7 negates the WAITI command detecting signal to "0".

The SELF requirement signal of the SDRAM controller 5 is therefore negated so that the SDRAM
25 control sequencer 53 of the SDRAM controller 5 immediately issues a SELF EXIT command to SDRAM 3. This is realized by driving only the CS signal to "0"

0994367-032004
TOP SECRET

and all other signals (RAS signal, CAS signal, WE signal and CKE signal) to "1". With the above operations, SDRAM 3 returns to the normal operation mode.

5 CPU 1 returned to the normal operation mode outputs an interruption vector address and a command fetch cycle to the system bus 8 in order to immediately fetch the interruption handler command. Since SDRAM 3 is already in the normal operation mode, the SDRAM
10 controller 5 immediately reads the requested command from SDRAM 3 and outputs it to the system bus 8.

As described above, according to the first embodiment of the invention, in the information processing apparatus having CPU 1 capable of
15 transferring to the power saving mode from the normal operation mode and returning to the normal operation mode from the power saving mode and SDRAM 3 capable of transferring to the power saving mode from the normal operation mode and returning to the normal operation
20 mode from the power saving mode, the SDRAM setting register 51 of the SDRAM controller 5 outputs the SELF allowance signal for allowing SDRAM 3 to transfer to the power saving mode from the normal operation mode, and thereafter the WAITI command fetch detecting
25 circuit 7 outputs the WAITI command detecting signal. In this case, SDRAM 3 is transferred to the power saving mode. When CPU 1 detects the external

interruption for returning to the normal operation mode from the power saving mode while SRAM 3 is in the power saving mode, the operation mode of SDRAM 3 is returned to the normal operation mode irrespective of settings of the SDRAM setting register 51. Accordingly, the following advantageous effects can be obtained.

SDRAM 3 can operate normally when the WAITI command is fetched to transfer to the power saving mode, without using an expensive dedicated memory and a complicated software process, because SDRAM 3 is transferred to the power saving mode after CPU 1 reliably transfers to the power saving mode. Further, SDRAM 3 can fetch the interruption handler command to return to the normal operation mode. Since the interruption handler can be made always resident in a high speed RAM without wastefully using the cache field, a high performance can be maintained and a complicated software process is not necessary. It is therefore easy to configure a power saving type information processing apparatus which is not expensive and has a high interruption performance.

Second Embodiment

Fig. 3 is a block diagram showing the electronic structure of an information processing apparatus according to the second embodiment of the invention. The information processing apparatus according to the second embodiment of the invention has a Central

Processing Unit (CPU) 61, a ROM 62, an SDRAM (main memory) 63, a ROM controller 64, an SDRAM controller 65, an interruption controller 66, and a system bus 67.

5 This structure will be detailed. CPU 61 is a power saving type central processing unit which executes a power saving mode transfer command (WAITI command) to transfer to the power saving mode and returns to the normal operation mode upon reception of a hardware interruption. Commands to be executed by
10 CPU 61 are stored in ROM 62 and SDRAM 63. SDRAM 63 also stores data necessary for the command execution by CPU 61.

A command fetch/transfer of CPU 61 is generated as a transaction on the system bus 67. Upon detection of
15 this transaction, the ROM controller 64 or SDRAM controller 65 converts it into a memory access/transfer and an accessed command in ROM 62 or SDRAM 63 is sent to the system bus 67. Similarly, data transfer by CPU 61 is also performed by the SDRAM controller 65 via the
20 system bus 67. Upon reception of an external trigger such as a switch depression of the information processing apparatus, the interruption controller 66 asserts a hardware interruption signal relative to CPU 61 and SDRAM controller 65.

25 Fig. 4 is a block diagram illustrating settings of the power saving mode by the SDRAM controller 65 of the

09931887.082001
FOUOED 1/88TTE66

information processing apparatus of the second
embodiment shown in Fig. 3. The SDRAM controller 65 of
the information processing apparatus of the second
embodiment has an SDRAM counter 71 and an SDRAM control
sequencer 72, the SDRAM counter 71 including an SDRAM
control register 711, an SDRAM counter register (time
setting means) 712 and an SDRAM counter work register
713.

The structure of the SDRAM controller 65 will be
detailed. The SDRAM control register 711, SDRAM
counter register 712 and SDRAM counter work register
713 are, for example, a 16-bit register. Of these
registers, the SDRAM control register 711 and SDRAM
counter register 712 are connected to 16-bit data lines
of the system bus 67. The SDRAM control register 711
and SDRAM counter register 712 are memory-mapped as
viewed from CPU 61. For example, the SDRAM control
register 711 is assigned with an address of 0xFF100000,
whereas the SDRAM counter register 712 is assigned with
an address of 0xFF100004.

If a transaction output from CPU 61 is a write
transaction, a decode circuit (not shown) of the SDRAM
controller 65 decodes the address lines of the system
bus 67 and data is latched to the SDRAM control
register 711 if the address is 0xFF100000 and to the
SDRAM counter register 712 if the address is
0xFF100004.

5 response to a clock signal (now shown), the contents of the SDRAM counter work register 713 are counted down until all the bits become "0". Only when all the bits of the SDRAM counter work register 713 become "0" and the lowest bit (Bit 0) of the SDRAM control register 711 is "1", a SELF requirement signal connected to the SDRAM control sequencer 72 is set to "1". When the hardware interruption signal is asserted, the lowest bit (Bit 0) of the SDRAM control register 711 is reset to "0".

When the SELF requirement signal is negated to "0", the SDRAM control sequencer 72 immediately issues a SELF EXIT command to SDRAM 63. This is realized by driving only the CS signal to "0" and all the other signals (RAS signal, CAS signal, WE signal and CKE

signal) to "1". SDRAM 63 therefore returns to the normal operation mode.

Next, the operation of the information processing apparatus of the second embodiment constructed as above will be described in detail with reference to Figs. 3 and 4. The control operation to be described in the following is executed by CPU 61 in accordance with the program stored in ROM 62 of the information processing apparatus.

First, a procedure of transferring both CPU 61 and SDRAM 63 to the power saving mode to be executed by CPU 61 will be described. CPU 61 issues a write transfer to the address assigned to the SDRAM counter register 712 of the SDRAM controller 65 to set a time taken from the count-down start to the transfer to the power saving mode to the SDRAM counter register 712. Next, CPU 61 issues a write transfer to the address assigned to the SDRAM control register 711 to set "1" to the lowest bit (Bit 0) of the SDRAM control register 711. With the above operations, the SDRAM counter 71 transfers the contents of the SDRAM counter register 712 to the SDRAM work register 713 to start the count-down thereof.

Since the SELF requirement signal is not asserted to "1" until all the bits of the SDRAM counter work register 713 become "0", SDRAM 63 is in the normal operation mode at this time. During this period, CPU

5

10

25

67.

As described above, according to the second embodiment of the invention, in the information processing apparatus having CPU 61 capable of transferring to the power saving mode from the normal operation mode and returning to the normal operation mode from the power saving mode and SDRAM 63 capable of transferring to the power saving mode from the normal operation mode and returning to the normal operation mode from the power saving mode, CPU 61 sets the time taken to transfer to the power saving mode from the normal operation mode to SDRAM 63, and instructs SDRAM 63 to transfer to the power saving mode after a lapse of the set time. When SDRAM 63 receives this instruction, SDRAM 63 is controlled to transfer to the power saving mode after a lapse of the set time. Accordingly, the following advantageous effects can be obtained.

SDRAM 63 can operate normally when the WAITI command is fetched to transfer to the power saving mode, without using an expensive dedicated memory. Further, SDRAM 63 can fetch the interruption handler command to return to the normal operation mode. After the booting, the interruption handler and the like in ROM 62 are transferred to a high speed SDRAM 63. It is therefore possible to execute the interruption handler at high speed without wastefully using a cache field

5 Third Embodiment

10

15

25

and an accessed command in ROM 82 or SDRAM 83 is sent to the system bus 87. Similarly, data transfer by CPU 81 is also performed by the SDRAM controller 85 via the system bus 87. Upon reception of an external trigger
5 such as a switch depression of the information processing apparatus, the interruption controller 86 asserts a hardware interruption signal relative to CPU 81.

Fig. 6 is a block diagram illustrating settings of
10 the power saving mode by the SDRAM controller 85 of the information processing apparatus of the third embodiment shown in Fig. 5. The SDRAM controller 85 of the information processing apparatus of the third embodiment has an SDRAM setting register 91, an AND
15 gate 92 and an SDRAM control sequencer 93.

The structure of the SDRAM controller 85 will be detailed. The SDRAM setting register 91 is, for example, a 16-bit register connected to 16-bit data lines of the system bus 87. This SDRAM setting
20 register 91 is memory-mapped as viewed from CPU 81, and for example, assigned with an address of 0xFF100000. A decode circuit (not shown) of the SDRAM controller 85 decodes the address lines of the system bus 87, and if the address of the transaction output from CPU 81 is
25 the address 0xFF100000 and the transaction is a write transaction, data on the data lines of the system bus 87 is latched to the SDRAM setting register 91.

09931587 032001
TOP SECRET

The lowest bit (Bit 0) of the SDRAM setting register 91 is output as a SELF allowance signal to one input terminal of the two-input AND gate 92. To the other input terminal of the AND gate 92, a WAITI signal is input which indicates that CPU 81 transferred to the power saving mode. An output of the AND gate 92 is supplied as an SELF requirement signal to the SDRAM control sequencer 93.

When the SELF requirement signal is asserted as "1", the SDRAM control sequencer 93 issues a SELF command to SDRAM 8 immediately after the presently executing memory transfer is completed. This is realized by driving a CS signal, a RAS signal, a CAS signal and a CKE signal all to "0" and a WE signal to "1". Upon reception of the SELF command, SDRAM 83 transfers to the power saving mode.

Next, the operation of the information processing apparatus of the third embodiment constructed as above will be described in detail with reference to Figs. 5 and 6. The control operation to be described in the following is executed by CPU 81 in accordance with the program stored in ROM 82 of the information processing apparatus.

First, a procedure of transferring both CPU 81 and SDRAM 83 to the power saving mode to be executed by CPU 81 will be described. CPU 81 issues a write transfer to the SDRAM setting register 91 of the SDRAM

controller 85 and drives the data line Bit 0 of the system bus 87 to "1" so that the SELF allowance signal is set to "1". At this time, the SDRAM controller 85 does not issue the SELF command immediately. It is therefore possible for CPU 81 to fetch the WAITI command from SDRAM 83, the WAITI command being a command to be executed last in the normal operation mode.

When CPU 81 executes the WAITI command and completes the transfer to the power saving mode, the WAITI signal which is a power saving mode notifying signal is asserted to "1". As a result, the SELF requirement signal becomes "1" so that the SDRAM control sequencer 93 issues the SELF command to SDRAM 83 and SDRAM 83 enters the power saving mode.

Next, a procedure of returning to the normal operation mode from the power saving mode will be described. When an external trigger is input in response to the depression of a switch or the like of the information processing apparatus, the interruption controller 86 asserts a hardware interruption relative to CPU 81. Upon reception of the interruption, CPU 81 immediately returns to the normal operation mode and the power saving mode notifying signal (WAITI signal) is negated to "0".

The SELF requirement signal of the SDRAM controller 85 is therefore negated so that the SDRAM

control sequencer 93 of the SDRAM controller 85 immediately issues a SELF EXIT command to SDRAM 83. This is realized by driving only the CS signal to "0" and all other signals (RAS signal, CAS signal, WE
5 signal and CKE signal) to "1". With the above operations, SDRAM 83 returns to the normal operation mode.

CPU 81 returned to the normal operation mode outputs an interruption vector address and a command
10 fetch cycle to the system bus 87 in order to immediately fetch the interruption handler command. Since SDRAM 83 is already in the normal operation mode, the SDRAM controller 85 can immediately read the requested command from SDRAM 83 and output it to the
15 system bus 87.

As described above, according to the third embodiment of the invention, in the information processing apparatus having CPU 81 capable of transferring to the power saving mode from the normal
20 operation mode and returning to the normal operation mode from the power saving mode and SDRAM 83 capable of transferring to the power saving mode from the normal operation mode and returning to the normal operation mode from the power saving mode, when the transfer of
25 CPU 81 to the power saving mode is notified, CPU 81 makes settings so that SDRAM 83 is allowed to change the operation mode from the normal operation mode to

5

10

15

20

25

invention, a single information processing apparatus is used. The invention is also applicable to a system having an information processing apparatus, an image forming apparatus such as a copier and a printer, and an image reading apparatus such as a scanner, respectively interconnected via a communication medium such as a network.

Fig. 8 is a diagram conceptually illustrating how a storage medium supplies an apparatus with a program and related data for executing a power saving mode transfer control method according to the invention. The program and related data for executing the power saving mode transfer control method of the invention are supplied by inserting a storage medium 111 such as a FLOPPY TM disk and a CD-ROM into a storage medium insertion port 113 of an apparatus 112 such as a computer. Thereafter, the program and related data in the storage medium 111 are once installed in a hard disk and then loaded in a RAM, or directly loaded in a RAM without installing them in a hard disk. In this manner, the program and related data can be used.

In this case, when the program for executing the power saving mode transfer control method of this invention is to be executed by the information processing apparatus of the first to third embodiments, the program and related data are supplied to the information processing apparatus in the manner

described with reference to Fig. 8, or loaded
beforehand in the information processing apparatus.

Fig. 7 is a diagram showing an example of the
contents of a storage medium storing a program and
5 related data for executing a power saving mode transfer
control method of the invention. For example, the
storage medium stores therein volume information 101,
directory information 102, a program executing file
103, a program related data file 104 and the like. The
10 program for executing the power saving mode transfer
control method of the invention is constituted of
program codes realizing the control procedure described
with the first to third embodiments.

The invention is applicable to a system having a
15 plurality of apparatuses or to a single apparatus.
Obviously, a storage medium storing software program
codes realizing the function of each embodiment
described above may be supplied to a system or
apparatus to make a computer (CPU or MPU) of the system
20 or apparatus read the program codes stored in the
storage medium.

In this case, the software program codes
themselves read from the storage medium realize the
embodiment function. Therefore, the storage medium
25 storing the program codes constitutes the invention.
The storage medium for storing such program codes may
be a FLOPPY TM disk, a hard disk, an optical disk, a

magneto optical disk, a CD-ROM, a CD-R, a magnetic tape, a nonvolatile memory card, a ROM or the like. The program codes may be downloaded via a network.

5 It is obvious that not only the computer reads and executes the program codes to realize the embodiment function but also the program codes are executed in cooperation with an OS running on the computer which OS performs a portion or the whole of actual processes to realize the embodiment function.

10 It is obvious that the scope of the invention also contains the case wherein the functions of each embodiment can be realized by writing the program codes read from the storage medium into a memory of a function expansion board inserted into a computer or of
15 a function expansion unit connected to the computer, and thereafter by executing a portion or the whole of actual processes by a CPU of the function expansion board or function expansion unit.